[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] snapshot QDCPOC+YGASM



-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Hello,

On Thu, 2 Aug 2001, Yann Guidon wrote:

> hi,
> i have attached the current version of my work.

Should I include these into the CVS-Repository?

 
> i have discovered troubles when i wanted to decode some
> instructions that do not fit byte boundaries for the subfields,
> ie : loadcons uses 4 bits that overlap the opcode.

can you explain it in a better way, what the problem is (subfield
means)? What is "loadcons"?
 
> my proposition is to reverse the order of all the bits
> in the manual. the instructions will be stored in big-endian
> so the opcode always appears at the first position in a hexdump.
> we had this kind of discussions 2 years ago and i think that the
> effort is not large. in fact it probably eases the encoding and
> the decoding.

do you mean only the assembler, is not it?

IMHO the F-CPU is a RISC, so you don't have a need to code in assembler,
you should use a higher language instead, is not it?

If so, there is no problem with direction/endianess, because we can use
compiler-compiler and so on.

(At this time I did not take a look in your archive, but I want do it
soon)

Bye Andreas
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.0.6 (GNU/Linux)
Comment: For info see http://www.gnupg.org

iD8DBQE7aRWZClxplZklbgERAmxUAJwN9y9jVxwXFWVb5936fcFBEG+UjACgiH3y
BpZw/3seyIQMz3sDz4G8ejw=
=uyS7
-----END PGP SIGNATURE-----

*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/