[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] register set



On Tue, 12 Feb 2002, Kim Enkovaara wrote:
> > I would rather prefer a tool that automatically detects regular
> > structures in a behavioural model and replaces them during
> > compilation by vendor type things. But why force the designer
> > to use this stuff or take care of this stuff by wrappers
> > already in the design process??? Those tools suck!
> 
> There are such tools, but they are for FPGAs. Good FPGA synthesizers
> (Synplify and Leonardo) can find for example all memories even if they are
> written in behavioral style and convert them to vendor macros. Some
> pragmas might be needed to give some hints what kind of memory is really
> wanted (distributed, block etc.). Of course you can't code with any style,
> but the tools are quite good. They know things like 2-port memories etc.
> Also those tools find quite funny vendor blocks from the designs sometimes
> to speed up things (shift registers for example are a good example).

Think I may try Synplify on my some new designs. I heard they also
have an ASIC generator now but I didn't hear about the quality of
the generated gates so far.

JG

*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/