gEDA: $signed in verilog?

[mcmahill@mtl.mit.edu]

Is there a way to do something like

$fdisplay(outf,"%d",$signed(my_signal))

like in verilog-XL?  This causes the signal to be treated as
twos-complement and displayed as a signed number.

Thanks
-Dan