[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: gEDA: verilog metacomments

To: geda-dev@seul.org
Subject: Re: gEDA: verilog metacomments
From: Stephen Williams <steve@icarus.com>
Date: Tue, 02 Jul 2002 15:43:36 -0700
Delivered-To: archiver@seul.org
Delivered-To: geda-dev-outgoing@seul.org
Delivered-To: geda-dev@seul.org
Delivery-Date: Tue, 02 Jul 2002 18:43:38 -0400
In-Reply-To: Your message of "Tue, 02 Jul 2002 15:37:38 PDT." <200207022237.g62MbcA21314@icarus.com>
Reply-To: geda-dev@seul.org
Sender: owner-geda-dev@seul.org


steve@icarus.com said:
> I have run into cases where a program to be simulated by xst and FPGA
> Express

I of course means "synthesized", not simulated.
-- 
Steve Williams                "The woods are lovely, dark and deep.
steve at icarus.com           But I have promises to keep,
steve at picturel.com         and lines to code before I sleep,
http://www.picturel.com       And lines to code before I sleep."

abuse@xo.com
uce@ftc.gov

References:
- Re: gEDA: verilog metacomments
  - From: Stephen Williams <steve@icarus.com>

Prev by Date: Re: gEDA: verilog metacomments
Next by Date: Re: gEDA: verilog metacomments
Prev by thread: Re: gEDA: verilog metacomments
Next by thread: Re: gEDA: verilog metacomments
Index(es):
- Date
- Thread