[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA: Icarus Verilog: Bug?

To: geda-dev@seul.org
Subject: Re: gEDA: Icarus Verilog: Bug?
From: Stephen Williams <steve@icarus.com>
Date: Thu, 01 May 2003 21:57:40 -0700
Delivered-to: archiver@seul.org
Delivered-to: geda-dev-outgoing@seul.org
Delivered-to: geda-dev@seul.org
Delivery-date: Fri, 02 May 2003 00:57:59 -0400
In-reply-to: Message from DP Narendra <ndevtapr@engineering.uiowa.edu> of "Thu, 01 May 2003 18:44:55 CDT." <200305011844.55596.ndevtapr@engineering.uiowa.edu>
Reply-to: geda-dev@seul.org
Sender: owner-geda-dev@seul.org

ndevtapr@engineering.uiowa.edu said:
> I think I have encountered a bug related to force statements.

I've fixed in system.vpi the assert. It now prints an error message.
The force bug is real, so I filed it as PR#699.

  <http://www.icarus.com/cgi-bin/ivl-bugs?findid=699>

-- 
Steve Williams                "The woods are lovely, dark and deep.
steve at icarus.com           But I have promises to keep,
steve at picturel.com         and lines to code before I sleep,
http://www.picturel.com       And lines to code before I sleep."

References:
- gEDA: Icarus Verilog: Bug?
  - From: DP Narendra <ndevtapr@engineering.uiowa.edu>

Prev by Author: Re: gEDA: Where is icarus.com
Next by Author: Re: gEDA: Incorrect cbReadWriteSynch scheduling in Icarus
Previous by thread: Re: gEDA: Icarus Verilog: Bug?
Next by thread: gEDA: Open-source VHDL compiler takes fresh approach
Index(es):
- Author
- Thread