[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Pads do not clear polygons



On Wed, Dec 05, 2007 at 01:14:42AM -0800, Ben Jackson wrote:
> > On Tue, Dec 04, 2007 at 09:21:29AM -0500, John Luciani wrote:
> > > Using my ancient version of PCB (2005????) I created a simple PCB by placing
> > > my DIP-28-300 footprint on a component-side polygon.

> If the pin were slightly smaller, they would not intersect.  In that
> case the entire contours (the pin and the pad) are classified as INSIDE
> or OUTSIDE and then the appropriate hole is discovered.

Yes, that works.  I still find an interesting problem that probably
doens't actually affect me, but since I had the assymetrical pin + pad
test case sitting there, I used it with the pin slightly reduced (1),
and the clearances work fine, but on the wrong sides.  (can't recall if
I wrote about this before - I think it came up in passing talking to
John before I got onto the list).  Simple example below.

(1) would the pin still be checked for minimum annular ring size, where
it could fail DRC because it's been reduced to avoid this problem with
the overlaid pads even though the copper is actually still full width? 
I expect so.

# release: pcb 20070208
# date:    Wed Dec  5 21:12:29 2007
# user:    maney (Martin Maney,,,)
# host:    furrr.two14.net

PCB["" 600000 500000]

Grid[1000.000000 0 0 0]
Cursor[0 0 0.000000]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[699 400 800 800 1500 1000]
Flags(0x0000000000001c40)
Groups("1,s:2,c:3:4:5:6:7:8")
Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]


Element["" "oval" "" "" 226000 67000 0 -10000 0 100 ""]
(
	Pin[0 0 5500 2500 7000 3500 "" "1" ""]
	Pad[0 -3000 0 3000 6000 2500 7000 "" "1" "onsolder"]

	)
Layer(1 "component")
(
	Polygon("clearpoly")
	(
		[214000 57000] [238000 57000] [238000 80000] [214000 80000] 
	)
)
Layer(2 "solder")
(
	Polygon("clearpoly")
	(
		[219000 59000] [231000 59000] [231000 76000] [219000 76000] 
	)
)
Layer(3 "GND")
(
)
Layer(4 "power")
(
)
Layer(5 "signal1")
(
)
Layer(6 "signal2")
(
)
Layer(7 "unused")
(
)
Layer(8 "unused")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(
)


-- 
the warfare on the cutting edge of any science draws attention
away from the huge uncontested background, the dull metal heft
of the axe that gives the cutting edge its power.  -- Dennett



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user