[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: [school-discuss] Spreading LTSP over multiple servers?

To: schoolforge-discuss@schoolforge.net
Subject: Re: [school-discuss] Spreading LTSP over multiple servers?
From: Hilaire Fernandes <hilaire@ext.cri74.org>
Date: Tue, 2 Dec 2003 19:30:14 +0100
Delivered-to: archiver@seul.org
Delivered-to: schoolforge-discuss-outgoing@seul.org
Delivered-to: schoolforge-discuss@seul.org
Delivery-date: Tue, 02 Dec 2003 14:02:54 -0500
In-reply-to: <1070385937.19290.21.camel@harry>
Organization: OFSET
References: <3FCC3111.10100@netscape.net><1070385937.19290.21.camel@harry>
Reply-to: schoolforge-discuss@schoolforge.net
Sender: owner-schoolforge-discuss@schoolforge.net

On Tue, 02 Dec 2003 10:25:37 -0700
Harry McGregor <micros@osef.org> wrote:

Harry> 
Harry> Modern chipsets/cpus (as the L2 has moved onto the CPU) have a cacheable
Harry> memory region that is as large as their memory address space.  Thus the
Harry> two cpus in this system, each with 256KB L2 and 128KB of L1 of cache,
Harry> are able to fully cache the entire 3GB of ram, as needed.


Hey, thanks for this accurate explanation :-)

Hilaire

References:
- Re: [school-discuss] Spreading LTSP over multiple servers?
  - From: Tom Adelstein <adelste@netscape.net>
- Re: [school-discuss] Spreading LTSP over multiple servers?
  - From: Harry McGregor <micros@osef.org>

Prev by Author: Re: [school-discuss] Spreading LTSP over multiple servers?
Next by Author: Re: [school-discuss] RE: From India
Previous by thread: Re: [school-discuss] Spreading LTSP over multiple servers?
Next by thread: Re: [school-discuss] Spreading LTSP over multiple servers?
Index(es):
- Author
- Thread