[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[f-cpu] SIMD register
- To: <f-cpu@seul.org>
- Subject: [f-cpu] SIMD register
- From: "Nicolas Boulay" <nicolas.boulay@ifrance.com>
- Date: Mon, 8 Apr 2002 12:04:35 GMT
- Delivered-To: archiver@seul.org
- Delivered-To: f-cpu-outgoing@seul.org
- Delivered-To: f-cpu@seul.org
- Delivery-Date: Mon, 08 Apr 2002 08:04:45 -0400
- Reply-To: f-cpu@seul.org
- Send-By: 140.94.82.18 with Mozilla/4.0 (compatible; MSIE 5.0; Windows NT; DigExt; FR 15/06/2000)
- Sender: owner-f-cpu@seul.org
After reading a idct MMX code i don't think it really easy to use simd
register without knowing there size. Such idct use 8 word chunk because
it fill the right data.
A study on theoretical cpu on a new and simple algorythme of compiling
to use vector instruction on spec program give it's maximum around
128-256 bits register (4*64 bits float). With bigger register inter
register dependancies increase and code speed DECREASE.
So size independant code will slow done even more the code.
nicO
______________________________________________________________________________
ifrance.com, l'email gratuit le plus complet de l'Internet !
vos emails depuis un navigateur, en POP3, sur Minitel, sur le WAP...
http://www.ifrance.com/_reloc/email.emailif
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/