[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] Register Bank



Juergen Goeritz wrote:
> 
> On Fri, 3 Aug 2001, Ben Franchuk wrote:
> 
> > Juergen Goeritz wrote:
> > > Depends on how long you can wait after reset. Some registers,
> > > e.g. of the internal pipeline statemachines have to be reset
> > > anyway. If you use 256 registers in some inplementation you
> > > would wait 256 clocks before the built-in selftest r
> > outines
> > > can start or you make the reset a part of these. :-)
> > Reset pulse is over kill often on length like 1/100 of second.
> > You may want to have two resets -- hard reset like power on.
> > and warm reset like ctl Alt Del.
> 
> There is no warm reset in hardware! That's just software type.
>

A warm reset would be similar to a non-mask-able reset.
Ben.
-- 
Standard Disclaimer : 97% speculation 2% bad grammar 1% facts.
"Pre-historic Cpu's" http://www.jetnet.ab.ca/users/bfranchuk
Now with schematics.
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/