[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [f-cpu] Register Bank
hi !
Juergen Goeritz wrote:
> Hi,
>
> On Mon, 6 Aug 2001, Yann Guidon wrote:
> > i am currently writing the register set part of QDCPOC2.
> > it doesn't look much like what was posted here, in C or VHDL.
> > i'll soon make an attempt to post a VHDL file.
> >
> > basicly, the register set is split into 5 "banks" with individual
> > write enables. what is even more difficult is how to handle the
> > flags in parallel. The reason is that i have not practiced VHDL
> > for a long time :-/
>
> How comes that you use '5' banks? I remember the number of
> registers to be 2^n even. 32/5 doesn't fit, 64/5 doesn't fit
> either. I am a bit puzzled now. :?)
that's a "side effect" of using both partial writes for "normal"
data and loadcons instructions :
the first one writes in 8, 16, 32 and 64-bit versions,
loadcons writes 16-bit data after a shift of 0, 16, 32, or 48 bits.
The union of these fields gives :
0-7, 8-15, 16-31, 32-47, 48-63
> JG
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/