|
After a considerable amount of juggling --- I have
enough spare pins to implement a pipeline depth of eight (8) which is now being
accomplished. 64 Bit Data impossible with
current FPGA devices.
This will give me an effective maximum clock rate
of
566 MHZ.
Merry Christmas to ALL.
Dick Hartney
|