Re: [f-cpu] TLB design

[Michael Riepe <michael@stud.uni-hannover.de>]

On Mon, Jul 15, 2002 at 11:32:26AM +0200, Christophe Avoinne wrote:
[...]
> Oh well i supose we can have a saturate counter ? no, i'm joking :)

A single `used' bit *is* a saturated counter (counts up to 1).

> Usually a SW TLB raises an exception when a miss cache occurs, so we can
> timestamped the page discarded (linux for example have a info block per
> physical page) and use it when a slow timer is walking the info blocks to
> lookup for a ideal candidate (timestamp least recent I think). I suppose of
> course that there is much more physical pages than entries in TLB.

Cache miss? You mean TLB miss, don't you?

-- 
 Michael "Tired" Riepe <Michael.Riepe@stud.uni-hannover.de>
 "All I wanna do is have a little fun before I die"
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/