[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: Rep:Re: [f-cpu] Conditionnal Load and Store



hi,

Nicolas Boulay wrote:
> To be as "clean" as possible, does we need to handle everywhere the same
> test ? I think so.
> 
> z/nz/MSB/LSB 4 opcodes and where is the other 4 ?

no it's not z and nz,
the 3rd bit XORs the condition (so we have z and nz, MSB and ~MSB etc.)

Currently we implement 3 conditions : zero, MSB and LSB.
the 4th condition is still reserved for FP but it could
be useful to use it for LL/SC.

> nicO
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/