[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[f-cpu] parse VHDL code to create documentation



It will be great to have a VHDL code parser that could generate in latex
(?) graphic with input and output for the documentation (entity and
FSM).

It will create a document with each entity and all the input and output.

It will extracte the FSM to produice a graphics (it's much easy to
debug).

nicO
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/