[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] Performance

To: f-cpu@seul.org
Subject: Re: [f-cpu] Performance
From: Ben Franchuk <bfranchuk@jetnet.ab.ca>
Date: Sun, 25 Nov 2001 14:20:05 -0700
Delivered-To: f-cpu@seul.org
Delivery-Date: Sun, 25 Nov 2001 17:07:22 -0500
References: <001101c175ec$b8dce320$de0bd7d1@computer>
Reply-To: f-cpu@seul.org
Sender: owner-f-cpu@seul.org

richard hartny wrote:
> Very true Ben.  It isn't that bad with Quicklogic QL6600-7
> because the device has Global Clock Networks and I use them all with the ERIN32.
> 
I could not use them (quicklogic) since the new ones that have the
speed don't have the macro-cells needed in 84 PLCC? package. With a
onboard uart I need about 500 macro cells. Mind you once the design is
stable
I may look at Quicklogic again. Do you have a link for 'ERIN32'?
-- 
Ben Franchuk --- Pre-historic Cpu's -- 
www.jetnet.ab.ca/users/bfranchuk/index.html
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/

References:
- [f-cpu] Performance
  - From: "richard hartny" <rhartny@bellsouth.net>

Prev by Date: Re: [f-cpu] (Code Review) Call for general/public code review
Next by Date: [f-cpu] 2-edges FF
Prev by thread: [f-cpu] Performance
Next by thread: [f-cpu] 2-edges FF
Index(es):
- Date
- Thread