Re: [f-cpu] whygee's Nth slaughtered ROP2 version

[Yann Guidon <whygee@f-cpu.org>]

hi !

Josh Fender wrote:
> On Sun, 25 Nov 2001, Yann Guidon wrote:
> > Josh Fender wrote:
> > >   On a slightly different note, I could test the unit in a real FPGA if
> > > you have any test vectors.
> >
> > i am about to do it, it should be ready within a few days.
> > however, i do test vectors for VHDL testbenches, not FPGA tests :
> > will you be able to adapt them ?
> 
> Sure it shouldn't be to hard.  The test system I use allows automatic
> generation of circuit ports that can be written to and read from the
> attached sun.  So long as the vectors are easily read from a C program
> then it will be no problem.

ooops, i already forgot that point ;-) i was so excited about the
2-edge FF that the ROP2 unit got out of my mind. Hmm give me a few days again :-)

> - Josh
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/