[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

[f-cpu] gate level netlist

Just want to ask if I can get a gate level netlist of f-cpu.  By "gate
level" I mean a circuit consisting of AND, OR, and NOT gates. Is it
possible?  If so, how?

To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/