gEDA-bug: [Bug 698462] Re: various issues with busses in Verilog back end

[Peter TB Brett <peter@xxxxxxxxxxxxx>]

** Tags added: gnetlist

-- 
You received this bug notification because you are a member of gEDA Bug
Team, which is subscribed to gEDA.
https://bugs.launchpad.net/bugs/698462

Title:
  various issues with busses in Verilog back end

Status in GPL Electronic Design Automation tools:
  New

Bug description:
  I know of three problems with the Verilog back end related to bussed wires and I/Os:

1) bussed outputs appear in the port listing twice: once as inputs, once as outputs
2) single-bit busses whose only bit is 0 appear as scalars without an index in the port list
3) instance names with square brackets are not escaped

An example schematic is attached.

Regards,
Jeff Trull




_______________________________________________
geda-bug mailing list
geda-bug@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-bug