[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-cvs: gaf.git: branch: master updated (1.6.0-20091004-3-g4e558be)



The branch, master has been updated
       via  4e558bed59a13d9e3197f68bdd54fcc3ab28c79d (commit)
       via  84fae3a8201c2d1a5bc3bf4d0f03a0dcc8b3ee86 (commit)
       via  3388b0e409c091f93b74b481dc76edc636cf00d1 (commit)
      from  d8740dadf4a78d240a4dc8255f72fd316579146e (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.


=========
 Summary
=========

 gattrib/data/geda-gattrib.desktop.in |    2 +-
 gschem/data/geda-gschem.desktop.in   |    2 +-
 symbols/analog/resistor-2.sym        |   12 +-
 symbols/micro/pic16F628-1.sym        |  162 +++++++++++++++-------------
 symbols/micro/pic16F628-2.sym        |  200 +++++++++++++++++++++-------------
 5 files changed, 217 insertions(+), 161 deletions(-)


=================
 Commit Messages
=================

commit 4e558bed59a13d9e3197f68bdd54fcc3ab28c79d
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    gschem, gattrib desktop file: add trailing semicolon
    
    the openSUSE buildservice claims that it's necessary to add a
    trailing semicolon to the Categories list entries.

:100644 100644 7a359f5... 06d0ff6... M	gattrib/data/geda-gattrib.desktop.in
:100644 100644 cd6ff31... d1b3930... M	gschem/data/geda-gschem.desktop.in

commit 84fae3a8201c2d1a5bc3bf4d0f03a0dcc8b3ee86
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    Minor correction of symbol resistor-2.sym
    
    Reported by Christian Riggenbach <criggenbach@xxxxxxxxxxxx>
    on geda-user mailing list

:100644 100644 8ddca73... f421c41... M	symbols/analog/resistor-2.sym

commit 3388b0e409c091f93b74b481dc76edc636cf00d1
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    symbols: reworked two pic16 symbols
    
    added pinlabel, pintype and attributes. Fixed text alignments.

:100644 100644 99063c9... 8582c9b... M	symbols/micro/pic16F628-1.sym
:100644 100644 30c45c9... 9b25014... M	symbols/micro/pic16F628-2.sym

=========
 Changes
=========

commit 4e558bed59a13d9e3197f68bdd54fcc3ab28c79d
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    gschem, gattrib desktop file: add trailing semicolon
    
    the openSUSE buildservice claims that it's necessary to add a
    trailing semicolon to the Categories list entries.

diff --git a/gattrib/data/geda-gattrib.desktop.in b/gattrib/data/geda-gattrib.desktop.in
index 7a359f5..06d0ff6 100644
--- a/gattrib/data/geda-gattrib.desktop.in
+++ b/gattrib/data/geda-gattrib.desktop.in
@@ -8,4 +8,4 @@ Type=Application
 Exec=gattrib %F
 Icon=geda-gattrib
 #MimeType=application/x-geda-schematic;application/x-geda-symbol;
-Categories=Engineering;Electronics
+Categories=Engineering;Electronics;
diff --git a/gschem/data/geda-gschem.desktop.in b/gschem/data/geda-gschem.desktop.in
index cd6ff31..d1b3930 100644
--- a/gschem/data/geda-gschem.desktop.in
+++ b/gschem/data/geda-gschem.desktop.in
@@ -8,4 +8,4 @@ Type=Application
 Exec=gschem %F
 Icon=geda-gschem
 MimeType=application/x-geda-schematic;application/x-geda-symbol;
-Categories=Engineering;Electronics
+Categories=Engineering;Electronics;

commit 84fae3a8201c2d1a5bc3bf4d0f03a0dcc8b3ee86
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    Minor correction of symbol resistor-2.sym
    
    Reported by Christian Riggenbach <criggenbach@xxxxxxxxxxxx>
    on geda-user mailing list

diff --git a/symbols/analog/resistor-2.sym b/symbols/analog/resistor-2.sym
index 8ddca73..f421c41 100644
--- a/symbols/analog/resistor-2.sym
+++ b/symbols/analog/resistor-2.sym
@@ -1,24 +1,24 @@
-v 20031231 1
+v 20081221 2
 P 900 100 750 100 1 0 0
 {
 T 800 150 5 8 0 1 0 0 1
 pinnumber=2
 T 800 150 5 8 0 0 0 0 1
 pinseq=2
-T 800 150 5 8 0 1 0 0 1 
+T 800 150 5 8 0 1 0 0 1
 pinlabel=2
-T 800 150 5 8 0 1 0 0 1 
+T 800 150 5 8 0 1 0 0 1
 pintype=pas
 }
-P 0 100 152 100 1 0 0
+P 0 100 150 100 1 0 0
 {
 T 100 150 5 8 0 1 0 0 1
 pinnumber=1
 T 100 150 5 8 0 0 0 0 1
 pinseq=1
-T 100 150 5 8 0 1 0 0 1 
+T 100 150 5 8 0 1 0 0 1
 pinlabel=1
-T 100 150 5 8 0 1 0 0 1 
+T 100 150 5 8 0 1 0 0 1
 pintype=pas
 }
 B 150 0 600 200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1

commit 3388b0e409c091f93b74b481dc76edc636cf00d1
Author: Werner Hoch <werner.ho@xxxxxx>
Commit: Werner Hoch <werner.ho@xxxxxx>

    symbols: reworked two pic16 symbols
    
    added pinlabel, pintype and attributes. Fixed text alignments.

diff --git a/symbols/micro/pic16F628-1.sym b/symbols/micro/pic16F628-1.sym
index 99063c9..8582c9b 100644
--- a/symbols/micro/pic16F628-1.sym
+++ b/symbols/micro/pic16F628-1.sym
@@ -1,206 +1,216 @@
-v 20041228 1
+v 20081221 2
 B 300 0 2100 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
 P 0 2700 300 2700 1 0 0
 {
-T 100 2800 5 8 1 1 0 0 1
+T 200 2750 5 8 1 1 0 6 1
 pinnumber=1
-T 400 2700 9 8 1 1 0 0 1
+T 350 2700 9 8 1 1 0 0 1
 pinlabel=RA2
-T 0 2700 5 8 0 1 0 0 1
+T 200 2650 5 8 0 1 0 8 1
 pinseq=1
-T 0 2700 5 8 0 1 0 0 1
+T 350 2700 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 2400 300 2400 1 0 0
 {
-T 100 2500 5 8 1 1 0 0 1
+T 200 2450 5 8 1 1 0 6 1
 pinnumber=2
-T 400 2400 9 8 1 1 0 0 1
+T 350 2400 9 8 1 1 0 0 1
 pinlabel=RA3
-T 0 2400 5 8 0 1 0 0 1
+T 200 2350 5 8 0 1 0 8 1
 pinseq=2
-T 0 2400 5 8 0 1 0 0 1
+T 350 2400 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 2100 300 2100 1 0 0
 {
-T 100 2200 5 8 1 1 0 0 1
+T 200 2150 5 8 1 1 0 6 1
 pinnumber=3
-T 400 2100 9 8 1 1 0 0 1
+T 350 2100 9 8 1 1 0 0 1
 pinlabel=RA4
-T 0 2100 5 8 0 1 0 0 1
+T 200 2050 5 8 0 1 0 8 1
 pinseq=3
-T 0 2100 5 8 0 1 0 0 1
+T 350 2100 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 1800 300 1800 1 0 0
 {
-T 100 1900 5 8 1 1 0 0 1
+T 200 1850 5 8 1 1 0 6 1
 pinnumber=4
-T 400 1800 9 8 1 1 0 0 1
+T 350 1800 9 8 1 1 0 0 1
 pinlabel=MCLR/RA5
-T 0 1800 5 8 0 1 0 0 1
+T 200 1750 5 8 0 1 0 8 1
 pinseq=4
-T 0 1800 5 8 0 1 0 0 1
+T 350 1800 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 1500 300 1500 1 0 0
 {
-T 100 1600 5 8 1 1 0 0 1
+T 200 1550 5 8 1 1 0 6 1
 pinnumber=5
-T 400 1500 9 8 1 1 0 0 1
+T 350 1500 9 8 1 1 0 0 1
 pinlabel=Vss
-T 0 1500 5 8 0 1 0 0 1
+T 200 1450 5 8 0 1 0 8 1
 pinseq=5
-T 0 1500 5 8 0 1 0 0 1
+T 350 1500 5 8 0 1 0 2 1
 pintype=pwr
 }
 P 0 1200 300 1200 1 0 0
 {
-T 100 1300 5 8 1 1 0 0 1
+T 200 1250 5 8 1 1 0 6 1
 pinnumber=6
-T 400 1200 9 8 1 1 0 0 1
+T 350 1200 9 8 1 1 0 0 1
 pinlabel=RB0
-T 0 1200 5 8 0 1 0 0 1
+T 200 1150 5 8 0 1 0 8 1
 pinseq=6
-T 0 1200 5 8 0 1 0 0 1
+T 350 1200 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 900 300 900 1 0 0
 {
-T 100 1000 5 8 1 1 0 0 1
+T 200 950 5 8 1 1 0 6 1
 pinnumber=7
-T 400 900 9 8 1 1 0 0 1
+T 350 900 9 8 1 1 0 0 1
 pinlabel=RB1
-T 0 900 5 8 0 1 0 0 1
+T 200 850 5 8 0 1 0 8 1
 pinseq=7
-T 0 900 5 8 0 1 0 0 1
+T 350 900 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 600 300 600 1 0 0
 {
-T 100 700 5 8 1 1 0 0 1
+T 200 650 5 8 1 1 0 6 1
 pinnumber=8
-T 400 600 9 8 1 1 0 0 1
+T 350 600 9 8 1 1 0 0 1
 pinlabel=RB2
-T 0 600 5 8 0 1 0 0 1
+T 200 550 5 8 0 1 0 8 1
 pinseq=8
-T 0 600 5 8 0 1 0 0 1
+T 350 600 5 8 0 1 0 2 1
 pintype=io
 }
 P 0 300 300 300 1 0 0
 {
-T 100 400 5 8 1 1 0 0 1
+T 200 350 5 8 1 1 0 6 1
 pinnumber=9
-T 400 300 9 8 1 1 0 0 1
+T 350 300 9 8 1 1 0 0 1
 pinlabel=RB3
-T 0 300 5 8 0 1 0 0 1
+T 200 250 5 8 0 1 0 8 1
 pinseq=9
-T 0 300 5 8 0 1 0 0 1
+T 350 300 5 8 0 1 0 2 1
 pintype=io
 }
 P 2700 2700 2400 2700 1 0 0
 {
-T 2500 2800 5 8 1 1 0 0 1
+T 2500 2750 5 8 1 1 0 0 1
 pinnumber=18
-T 2000 2700 9 8 1 1 0 0 1
+T 2350 2700 9 8 1 1 0 6 1
 pinlabel=RA1
-T 2700 2700 5 8 0 1 0 0 1
+T 2500 2650 5 8 0 1 0 2 1
 pinseq=18
-T 2700 2700 5 8 0 1 0 0 1
+T 2350 2700 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 2400 2400 2400 1 0 0
 {
-T 2500 2500 5 8 1 1 0 0 1
+T 2500 2450 5 8 1 1 0 0 1
 pinnumber=17
-T 2000 2400 9 8 1 1 0 0 1
+T 2350 2400 9 8 1 1 0 6 1
 pinlabel=RA0
-T 2700 2400 5 8 0 1 0 0 1
+T 2500 2350 5 8 0 1 0 2 1
 pinseq=17
-T 2700 2400 5 8 0 1 0 0 1
+T 2350 2400 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 2100 2400 2100 1 0 0
 {
-T 2500 2200 5 8 1 1 0 0 1
+T 2500 2150 5 8 1 1 0 0 1
 pinnumber=16
-T 1600 2100 9 8 1 1 0 0 1
+T 2350 2100 9 8 1 1 0 6 1
 pinlabel=RA7/OSC1
-T 2700 2100 5 8 0 1 0 0 1
+T 2500 2050 5 8 0 1 0 2 1
 pinseq=16
-T 2700 2100 5 8 0 1 0 0 1
+T 2350 2100 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 1800 2400 1800 1 0 0
 {
-T 2500 1900 5 8 1 1 0 0 1
+T 2500 1850 5 8 1 1 0 0 1
 pinnumber=15
-T 1500 1800 9 8 1 1 0 0 1
+T 2350 1800 9 8 1 1 0 6 1
 pinlabel=RA6/OSC2
-T 2700 1800 5 8 0 1 0 0 1
+T 2500 1750 5 8 0 1 0 2 1
 pinseq=15
-T 2700 1800 5 8 0 1 0 0 1
+T 2350 1800 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 1500 2400 1500 1 0 0
 {
-T 2500 1600 5 8 1 1 0 0 1
+T 2500 1550 5 8 1 1 0 0 1
 pinnumber=14
-T 2000 1500 9 8 1 1 0 0 1
+T 2350 1500 9 8 1 1 0 6 1
 pinlabel=Vdd
-T 2700 1500 5 8 0 1 0 0 1
+T 2500 1450 5 8 0 1 0 2 1
 pinseq=14
-T 2700 1500 5 8 0 1 0 0 1
+T 2350 1500 5 8 0 1 0 8 1
 pintype=pwr
 }
 P 2700 1200 2400 1200 1 0 0
 {
-T 2500 1300 5 8 1 1 0 0 1
+T 2500 1250 5 8 1 1 0 0 1
 pinnumber=13
-T 2000 1200 9 8 1 1 0 0 1
+T 2350 1200 9 8 1 1 0 6 1
 pinlabel=RB7
-T 2700 1200 5 8 0 1 0 0 1
+T 2500 1150 5 8 0 1 0 2 1
 pinseq=13
-T 2700 1200 5 8 0 1 0 0 1
+T 2350 1200 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 900 2400 900 1 0 0
 {
-T 2500 1000 5 8 1 1 0 0 1
+T 2500 950 5 8 1 1 0 0 1
 pinnumber=12
-T 2000 900 9 8 1 1 0 0 1
+T 2350 900 9 8 1 1 0 6 1
 pinlabel=RB6
-T 2700 900 5 8 0 1 0 0 1
+T 2500 850 5 8 0 1 0 2 1
 pinseq=12
-T 2700 900 5 8 0 1 0 0 1
+T 2350 900 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 600 2400 600 1 0 0
 {
-T 2500 700 5 8 1 1 0 0 1
+T 2500 650 5 8 1 1 0 0 1
 pinnumber=11
-T 2000 600 9 8 1 1 0 0 1
+T 2350 600 9 8 1 1 0 6 1
 pinlabel=RB5
-T 2700 600 5 8 0 1 0 0 1
+T 2500 550 5 8 0 1 0 2 1
 pinseq=11
-T 2700 600 5 8 0 1 0 0 1
+T 2350 600 5 8 0 1 0 8 1
 pintype=io
 }
 P 2700 300 2400 300 1 0 0
 {
-T 2500 400 5 8 1 1 0 0 1
+T 2500 350 5 8 1 1 0 0 1
 pinnumber=10
-T 2000 300 9 8 1 1 0 0 1
+T 2350 300 9 8 1 1 0 6 1
 pinlabel=RB4
-T 2700 300 5 8 0 1 0 0 1
+T 2500 250 5 8 0 1 0 2 1
 pinseq=10
-T 2700 300 5 8 0 1 0 0 1
+T 2350 300 5 8 0 1 0 8 1
 pintype=io
 }
-T 300 3100 8 8 1 1 0 0 1
+T 2200 3100 8 10 1 1 0 0 1
 refdes=U?
-T 1000 100 8 8 0 1 0 0 1
+T 300 3250 5 10 0 0 0 0 1
 footprint=DIP18
-T 1000 2800 8 8 0 1 0 0 1
+T 300 3450 5 10 0 0 0 0 1
 device=PIC16F628
+T 300 3650 5 10 0 0 0 0 1
+numslots=0
+T 300 3850 5 10 0 0 0 0 1
+symversion=0.1
+T 300 4050 5 10 0 0 0 0 1
+description=FLASH-Based 8-Bit CMOS Microcontroller
+T 300 4250 5 10 0 0 0 0 1
+documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf
+T 300 3050 3 10 0 0 0 0 1
+PIC16F628
diff --git a/symbols/micro/pic16F628-2.sym b/symbols/micro/pic16F628-2.sym
index 30c45c9..9b25014 100644
--- a/symbols/micro/pic16F628-2.sym
+++ b/symbols/micro/pic16F628-2.sym
@@ -1,172 +1,218 @@
-v 20070626 1
-B 300 0 3000 3300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
-T 4400 2775 5 10 0 0 0 0 1
+v 20081221 2
+B 300 0 3000 3100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
+T 300 3375 5 10 0 0 0 0 1
 device=PIC16F628
-T 300 3350 3 10 1 0 0 0 1
-PIC16F628
-T 375 2650 3 8 1 0 0 0 1
-RA2/AN2/Vref
 P 300 2700 0 2700 1 0 1
 {
-T 136 2750 5 8 1 1 0 0 1
+T 200 2750 5 8 1 1 0 6 1
 pinnumber=1
-T 136 2750 5 8 0 0 0 0 1
+T 200 2650 5 8 0 1 0 8 1
 pinseq=1
+T 350 2700 9 8 1 1 0 0 1
+pinlabel=RA2/AN2/Vref
+T 350 2700 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 2350 3 8 1 0 0 0 1
-RA3/AN3/CMP1
 P 300 2400 0 2400 1 0 1
 {
-T 96 2450 5 8 1 1 0 0 1
+T 200 2450 5 8 1 1 0 6 1
 pinnumber=2
-T 96 2450 5 8 0 0 0 0 1
+T 200 2350 5 8 0 1 0 8 1
 pinseq=2
+T 350 2400 9 8 1 1 0 0 1
+pinlabel=RA3/AN3/CMP1
+T 350 2400 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 2050 3 8 1 0 0 0 1
-RA4/TOCKI/CMP2
 P 300 2100 0 2100 1 0 1
 {
-T 120 2150 5 8 1 1 0 0 1
+T 200 2150 5 8 1 1 0 6 1
 pinnumber=3
-T 120 2150 5 8 0 0 0 0 1
+T 200 2050 5 8 0 1 0 8 1
 pinseq=3
+T 350 2100 9 8 1 1 0 0 1
+pinlabel=RA4/TOCKI/CMP2
+T 350 2100 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 1750 3 8 1 0 0 0 1
-RA5/\_MCLR\_/THV
 P 300 1800 0 1800 1 0 1
 {
-T 96 1850 5 8 1 1 0 0 1
+T 200 1850 5 8 1 1 0 6 1
 pinnumber=4
-T 96 1850 5 8 0 0 0 0 1
+T 200 1750 5 8 0 1 0 8 1
 pinseq=4
+T 350 1800 9 8 1 1 0 0 1
+pinlabel=RA5/\_MCLR\_/THV
+T 350 1800 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 1450 3 8 1 0 0 0 1
-VSS
 P 300 1500 0 1500 1 0 1
 {
-T 120 1550 5 8 1 1 0 0 1
+T 200 1550 5 8 1 1 0 6 1
 pinnumber=5
-T 120 1550 5 8 0 0 0 0 1
+T 200 1450 5 8 0 1 0 8 1
 pinseq=5
+T 350 1500 9 8 1 1 0 0 1
+pinlabel=VSS
+T 350 1500 5 8 0 1 0 2 1
+pintype=pwr
 }
-T 375 1150 3 8 1 0 0 0 1
-RB0/INT
 P 300 1200 0 1200 1 0 1
 {
-T 104 1250 5 8 1 1 0 0 1
+T 200 1250 5 8 1 1 0 6 1
 pinnumber=6
-T 104 1250 5 8 0 0 0 0 1
+T 200 1150 5 8 0 1 0 8 1
 pinseq=6
+T 350 1200 9 8 1 1 0 0 1
+pinlabel=RB0/INT
+T 350 1200 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 850 3 8 1 0 0 0 1
-RB1/RX/DT
 P 300 900 0 900 1 0 1
 {
-T 120 950 5 8 1 1 0 0 1
+T 200 950 5 8 1 1 0 6 1
 pinnumber=7
-T 120 950 5 8 0 0 0 0 1
+T 200 850 5 8 0 1 0 8 1
 pinseq=7
+T 350 900 9 8 1 1 0 0 1
+pinlabel=RB1/RX/DT
+T 350 900 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 550 3 8 1 0 0 0 1
-RB2/TX/CK
 P 300 600 0 600 1 0 1
 {
-T 112 650 5 8 1 1 0 0 1
+T 200 650 5 8 1 1 0 6 1
 pinnumber=8
-T 112 650 5 8 0 0 0 0 1
+T 200 550 5 8 0 1 0 8 1
 pinseq=8
+T 350 600 9 8 1 1 0 0 1
+pinlabel=RB2/TX/CK
+T 350 600 5 8 0 1 0 2 1
+pintype=io
 }
-T 375 250 3 8 1 0 0 0 1
-RB3/CCP1
 P 300 300 0 300 1 0 1
 {
-T 96 350 5 8 1 1 0 0 1
+T 200 350 5 8 1 1 0 6 1
 pinnumber=9
-T 96 350 5 8 0 0 0 0 1
+T 200 250 5 8 0 1 0 8 1
 pinseq=9
+T 350 300 9 8 1 1 0 0 1
+pinlabel=RB3/CCP1
+T 350 300 5 8 0 1 0 2 1
+pintype=io
 }
-T 2566 2750 3 8 1 0 0 0 1
-RA1/AN1
 P 3300 2800 3600 2800 1 0 1
 {
 T 3400 2850 5 8 1 1 0 0 1
 pinnumber=18
-T 3400 2850 5 8 0 0 0 0 1
-pinseq=10
+T 3400 2750 5 8 0 1 0 2 1
+pinseq=18
+T 3250 2800 9 8 1 1 0 6 1
+pinlabel=RA1/AN1
+T 3250 2800 5 8 0 1 0 8 1
+pintype=io
 }
-T 2526 2350 3 8 1 0 0 0 1
-RA0/AN0
 P 3300 2400 3600 2400 1 0 1
 {
 T 3400 2450 5 8 1 1 0 0 1
 pinnumber=17
-T 3400 2450 5 8 0 0 0 0 1
-pinseq=11
+T 3400 2350 5 8 0 1 0 2 1
+pinseq=17
+T 3250 2400 9 8 1 1 0 6 1
+pinlabel=RA0/AN0
+T 3250 2400 5 8 0 1 0 8 1
+pintype=io
 }
-T 1843 2050 3 8 1 0 0 0 1
-RA7/OSC1/CLKIN
 L 3300 2200 3200 2100 3 0 0 0 -1 -1
 L 3300 2000 3200 2100 3 0 0 0 -1 -1
 P 3300 2100 3600 2100 1 0 1
 {
 T 3400 2150 5 8 1 1 0 0 1
 pinnumber=16
-T 3400 2150 5 8 0 0 0 0 1
-pinseq=12
+T 3400 2050 5 8 0 1 0 2 1
+pinseq=16
+T 3225 2100 9 8 1 1 0 6 1
+pinlabel=RA7/OSC1/CLKIN
+T 3225 2100 5 8 0 1 0 8 1
+pintype=io
 }
-T 1698 1750 3 8 1 0 0 0 1
-RA6/OSC2/CLKOUT
 P 3300 1800 3600 1800 1 0 1
 {
 T 3400 1850 5 8 1 1 0 0 1
 pinnumber=15
-T 3400 1850 5 8 0 0 0 0 1
-pinseq=13
+T 3400 1750 5 8 0 1 0 2 1
+pinseq=15
+T 3250 1800 9 8 1 1 0 6 1
+pinlabel=RA6/OSC2/CLKOUT
+T 3250 1800 5 8 0 1 0 8 1
+pintype=io
 }
-T 2934 1450 3 8 1 0 0 0 1
-VDD
 P 3300 1500 3600 1500 1 0 1
 {
 T 3400 1550 5 8 1 1 0 0 1
 pinnumber=14
-T 3400 1550 5 8 0 0 0 0 1
+T 3400 1450 5 8 0 1 0 2 1
 pinseq=14
+T 3250 1500 9 8 1 1 0 6 1
+pinlabel=VDD
+T 3250 1500 5 8 0 1 0 8 1
+pintype=pwr
 }
-T 2450 1150 3 8 1 0 0 0 1
-RB7/T1OSI
 P 3300 1200 3600 1200 1 0 1
 {
 T 3400 1250 5 8 1 1 0 0 1
 pinnumber=13
-T 3400 1250 5 8 0 0 0 0 1
-pinseq=15
+T 3400 1150 5 8 0 1 0 2 1
+pinseq=13
+T 3250 1200 9 8 1 1 0 6 1
+pinlabel=RB7/T1OSI
+T 3250 1200 5 8 0 1 0 8 1
+pintype=io
 }
-T 1834 850 3 8 1 0 0 0 1
-RB6/T1OSO/T1CK1
 P 3300 900 3600 900 1 0 1
 {
 T 3400 950 5 8 1 1 0 0 1
 pinnumber=12
-T 3400 950 5 8 0 0 0 0 1
-pinseq=16
+T 3400 850 5 8 0 1 0 2 1
+pinseq=12
+T 3250 900 9 8 1 1 0 6 1
+pinlabel=RB6/T1OSO/T1CK1
+T 3250 900 5 8 0 1 0 8 1
+pintype=io
 }
-T 2950 550 3 8 1 0 0 0 1
-RB5
 P 3300 600 3600 600 1 0 1
 {
 T 3400 650 5 8 1 1 0 0 1
 pinnumber=11
-T 3400 650 5 8 0 0 0 0 1
-pinseq=17
+T 3400 550 5 8 0 1 0 2 1
+pinseq=11
+T 3250 600 9 8 1 1 0 6 1
+pinlabel=RB5
+T 3250 600 5 8 0 1 0 8 1
+pintype=io
 }
-T 2526 250 3 8 1 0 0 0 1
-RB4/PGM
 P 3300 300 3600 300 1 0 1
 {
 T 3400 350 5 8 1 1 0 0 1
 pinnumber=10
-T 3400 350 5 8 0 0 0 0 1
-pinseq=18
+T 3400 250 5 8 0 1 0 2 1
+pinseq=10
+T 3250 300 9 8 1 1 0 6 1
+pinlabel=RB4/PGM
+T 3250 300 5 8 0 1 0 8 1
+pintype=io
 }
-T 3100 3100 8 10 1 1 0 6 1
+T 3300 3200 8 10 1 1 0 6 1
 refdes=U?
+T 300 3550 5 10 0 0 0 0 1
+footprint=DIP18
+T 300 3750 5 10 0 0 0 0 1
+numslots=0
+T 300 3950 5 10 0 0 0 0 1
+symversion=0.1
+T 300 4150 5 10 0 0 0 0 1
+description=FLASH-Based 8-bit CMOS Microcontroller
+T 300 4350 5 10 0 0 0 0 1
+documentation=http://ww1.microchip.com/downloads/en/DeviceDoc/40300C.pdf
+T 300 3150 3 10 1 0 0 0 1
+PIC16F628




_______________________________________________
geda-cvs mailing list
geda-cvs@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-cvs