[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
gEDA-user: Any easy way to optimize the netlist for a schematic?
- To: geda-user@xxxxxxxxxxxxxx
- Subject: gEDA-user: Any easy way to optimize the netlist for a schematic?
- From: "David D. Hagood" <wowbagger@xxxxxxxx>
- Date: Sat, 20 Aug 2005 17:41:42 -0500
- Delivered-to: archiver@seul.org
- Delivered-to: geda-user-outgoing@seul.org
- Delivered-to: geda-user@moria.seul.org
- Delivery-date: Sat, 20 Aug 2005 18:42:28 -0400
- Reply-to: geda-user@xxxxxxxx
- Sender: owner-geda-user@xxxxxxxx
- User-agent: Mozilla/5.0 (X11; U; Linux i686; en-US; rv:1.9a1) Gecko/20050814 MultiZilla/1.8.1.0f SeaMonkey/1.0a
Is there any easy way to optimize the netlist for a schematic?
In other words: Suppose I have a schematic, with several nets connecting
to some a pin on a part. Since the nets are not individually named, the
nets are all considered separate by the netlister - however, they are
all connected, so they are all the same net electrically.
Is there any way to automatically assign all these nets the same name
(even if that name is just UNNAMMED_nn) so that when I go to do a board
layout they are all considered the same net?