[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Polygon clearance around a hole



PCB version: 20060822

So this was a bug that's been fixed in the CVS version?

cheers,
Justyn

On 22/02/07, DJ Delorie < dj@xxxxxxxxxxx> wrote:

> It doesn't seem to be possible to have polygon clearance around an
> unplated via (a via with the "hole" flag).

What version of pcb?  It seems to work ok in cvs.


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user