[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: my first Verilog project



Was the need for the 2$ part due to pins or due to resources?

hardkrash

On Feb 8, 2008, at 4:49 PM, DJ Delorie wrote:

>
> http://www.delorie.com/electronics/bin2seven/
>
> Not much in the way of "geda" involvement here - except for the
> adapter board and the JTAG module for my usb pod.  Based on a request
> from Usenet, and an excuse to learn about CPLDs and Verilog.
>
> I used Xilinx's ISE for Linux, and ported their "embedded XSVF tool"
> to use my pod instead of the parallel port.  What I still need to do
> is run their tool *on* the pod, to speed up the download - it takes
> about five minutes to program the chip.
>
>
> _______________________________________________
> geda-user mailing list
> geda-user@xxxxxxxxxxxxxx
> http://www.seul.org/cgi-bin/mailman/listinfo/geda-user



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user