gEDA-user: linker problem with iverilog on sun's

[Ales Hvezda <ahvezda@seul.org>]

[ Ales here, I'm reposting this since majordomo didn't recognize the
  e-mail as being subscribed to the geda-user mailinglist.  I am way late
  on forwarding these list posts (probably useless by now), but that is
  the result if you are oddly subscribed and when I go on vacation :-]

-- Cut here --

Hi Folks,

what am I doing wrong ?

Anybody successfully uses iverilog to simulate on sun's with
gcc ? Could you please tell me your gcc/ld versions ?

Thanks

Stefan

dtvsb01:verilog-20011230> bin/iverilog test.v
/tools/sandbox/verilog-20011230/lib/ivl/vvp.tgt: ld.so.1:
/tools/sandbox/verilog-20011230/lib/ivl/ivl: fatal: relocation error:
file /tools/sandbox/verilog-20011230/lib/ivl/vvp.tgt: symbol
ivl_stmt_block_count: referenced symbol not found
error: Code generation had errors.

dtvsb01:verilog-20011230> ld -v
GNU ld version 2.9.1 (with BFD 2.9.1)
dtvsb01:verilog-20011230> gcc -v
Reading specs from
/tools/sandbox/gnu_sun/lib/gcc-lib/sparc-sun-solaris2.5.1/egcs-2.91.66/specs
gcc version egcs-2.91.66 19990314 (egcs-1.1.2 release)

---- 
---------------------------------------------------------------------
Stefan Thiede              Tel:   +1 (408) 991-5619
Philips Semiconductors     Fax:   +1 (408) 991-5589
811 E. Arques Avenue
M/S 42, P.O. Box 3409     mailto: Stefan.Thiede@philips.com
Sunnyvale, CA 94048-3409  seri  :        thiede@usmtvsc1