Is there any way to prevent the outline layer from confusing PCB's netlist scan (besides drawing it in silk and moving it for printing)? phil