I'm simulating a design with an I2C memory, unfortunatly the memory model has four event's declared so I bumped into: internal error: multiple events not supported. Is there a way around this in the near future? Anyone know of any I2C Verilog memory models that do not use multiple events? I've googled around but come up with zip... /Mac