[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [f-cpu] more about f-romfs
hi,
Andreas Romeyke wrote:
> Hello,
>
> > F-CPU has 3 things :
> > - Flash starts at address 0
> > - there is the SR address range where authorised code
> > can read / write configuration words
> > - there is a private SDRAM range that is defined in the SR space.
> > that's all and there is no way to know where to send data to/from I/O.
> > Unless we define a SR-mapped I/O channel.
>
> Par example the Motorola 68302 (communication-processor) init-process is
> in short:
>
> 1. set BAR (basis adress register)
> 2. define with base and mask the RAM/ROM/Port-areas, means the
> chip-selects
> 3. Code will be executed from CS0, means ROM at adress 0
> 4. define the stackpointer
> 5. define IRQ-tables
> 6. test RAM
i don't understand : you start executing code (1 and 2)
but 3 means that code starts execution somewhere else (?)
or i have missed a point.
> Bye Andreas
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/