[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Rep:Re: Re: [f-cpu] No latches, please !
- To: <f-cpu@seul.org>
- Subject: Rep:Re: Re: [f-cpu] No latches, please !
- From: <nicolas.boulay@ifrance.com>
- Date: Thu, 14 Feb 2002 10:11:58 GMT
- Delivered-To: archiver@seul.org
- Delivered-To: f-cpu-outgoing@seul.org
- Delivered-To: f-cpu@seul.org
- Delivery-Date: Thu, 14 Feb 2002 05:12:10 -0500
- Reply-To: f-cpu@seul.org
- Send-By: 140.94.82.18 with Mozilla/4.0 (compatible; MSIE 5.0; Windows NT; DigExt; FR 15/06/2000)
- Sender: owner-f-cpu@seul.org
That's not crazy it's called multiphased logic. You
could use 2 or 4 clock phased to synchronise things
but i imagine what a nightmarre it could be to debug
and to test.
nicO
-----Message d'origine-----
De: whygee@club-internet.fr
A: f-cpu@seul.org
Date: 13/02/02
Objet: Re: Re: [f-cpu] No latches, please !
X-To-Get-Off-This-List: mail majordomo@seul.org, body
unsubscribe f-cpu
The latches nightmare continues here ;-P
Don't read if you're easily technically offended
>On Wed, 13 Feb 2002, Ben Franchuk wrote:
>> nicolas.boulay@ifrance.com wrote:
>> >
>> > I have miss that : please NO LATCH in our design
!!!!
>> >
>> > It's almost useless compare to classique
flip-flop. I
>> > have said nothing for the register set because
of the
>> > speed. But latch are generaly a very very bad
idea.
>> > It's almost impossible to test correctly and a
lot of
>> > tools have problem with them (static timing
analysis,
>> > compiler ...).
>> >
>> Time for better tools? Latches have their place in
design, but require
>> more care with design and clock generation.
>
>Usually you only use latches to synchonize input
signals
>to keep input setup times of other circuitry.
<start delirious block>
If we were SURE that the number of pipeline stages
was EVEN,
we could do something really... CRAZY !
Remember : a FlipFlop is a pair of transparent
latches
that are activated with an opposite signal. Under the
following
conditions :
- setup/hold times respected (more difficult because
of the distance
and phase shift/delay)
- even number of stages
it would be possible to use only latches in a
pipeline...
<end delirious block>
<standard_disclaimer>
The above is only pure speculation. I know some
people will
like while others will love it. It's funny but is not
part of the F-CPU project.
<standard_disclaimer>
have fun,
>JG
YG
*****************************************************
********
To unsubscribe, send an e-mail to majordomo@seul.org
with
unsubscribe f-cpu in the body.
http://f-cpu.seul.org/
______________________________________________________________________________
ifrance.com, l'email gratuit le plus complet de l'Internet !
vos emails depuis un navigateur, en POP3, sur Minitel, sur le WAP...
http://www.ifrance.com/_reloc/email.emailif
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/