[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] LSU or cache L0

On Fri, Jan 11, 2002 at 09:23:27AM -0700, Ben Franchuk wrote:
> Juergen Goeritz wrote:
> > 
> > It looks like someone should setup some compiler directive paper.
> > The more complex the compiler will get, the longer you will wait
> > for one to come that is capable of doing all this stuff. A new
> > processor is nothing without the compiler/debugger support. The
> > lastest example was one coming from Germany called Hyperstone
> > which got mixed size instruction length thus being able to not
> > have a pipeline stall at context switch with just a 2 word cache.
> Lets not to forget to write a Assembler too. :)

I posted a semi-complete Unix-style assembler four months ago, and
Yann was working on another one. I also started writing a simulator
(for assembler testing and instruction set re-evaluation), but I was
interrupted by other things :(

 Michael "Tired" Riepe <Michael.Riepe@stud.uni-hannover.de>
 "All I wanna do is have a little fun before I die"
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/