[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[f-cpu] Problem with load/store size flags on >64bit F-CPU
- To: <f-cpu@seul.org>
- Subject: [f-cpu] Problem with load/store size flags on >64bit F-CPU
- From: devik <devik@cdi.cz>
- Date: Fri, 10 Jan 2003 10:39:02 +0100 (CET)
- Delivered-to: archiver@seul.org
- Delivered-to: f-cpu-outgoing@seul.org
- Delivered-to: f-cpu@seul.org
- Delivery-date: Fri, 10 Jan 2003 04:44:52 -0500
- Reply-to: f-cpu@seul.org
- Sender: owner-f-cpu@seul.org
Hi,
assume you have 256bit cpu. Then you certainly want to
load whole register at once (whole cache line :))).
But as there was already said we don't need (or want to
implement) more that 64bit chunk size.
But then when one sets size flags to 8/16/32/64 bits
(which is very useful combination imho) he can't do it.
When is sets 8/16/32/256 he can't use 256 for other than
LSU ops.
Would not be better to have separate SRs for LSU so that
they use different size meaning ?
devik
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/