Re: [f-cpu] Instruction census

[devik <devik@cdi.cz>]

> 	Did you use the new register allocator for this test ? I hope it will change
> a lot of result for RISC CPU, and perhaps it will remove some loadi/storei,
> but I don't know the impact for load/store (Did you have an idea why we have
> 3 time more load than store, but loadi and storei are very close) .

hmm - it is in 3.3 ? I wanted to wait for branch freeze before
experimenting with it ..

> > 	- make use of divrem[s] instruction
> > 	- make use of SIMD instructions
>
> I think that gcc support SIMD only for string function, it's really hard to
> give a real SIMD support to gcc.

gcc has generic interface to simd stuff for user level programs.
so the we should support it :)

devik

*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/