[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] manual update

To: f-cpu@seul.org
Subject: Re: [f-cpu] manual update
From: Michael Riepe <michael@stud.uni-hannover.de>
Date: Thu, 6 Jun 2002 19:34:10 +0200
Delivered-To: archiver@seul.org
Delivered-To: f-cpu-outgoing@seul.org
Delivered-To: f-cpu@seul.org
Delivery-Date: Thu, 06 Jun 2002 13:56:05 -0400
In-Reply-To: <200206061250.058f@th00.opsion.fr>; from Nicolas Boulay on Thu, Jun 06, 2002 at 12:50:05PM +0000
References: <200206061250.058f@th00.opsion.fr>
Reply-To: f-cpu@seul.org
Sender: owner-f-cpu@seul.org

On Thu, Jun 06, 2002 at 12:50:05PM +0000, Nicolas Boulay wrote:
> p195 Chapter 3
[...]
> - We can't impose that more than 2 register can't point on the same
> cache line. What happen with :

Why should we do that? Every register may point everywhere.

-- 
 Michael "Tired" Riepe <Michael.Riepe@stud.uni-hannover.de>
 "All I wanna do is have a little fun before I die"
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/

Follow-Ups:
- Re: [f-cpu] manual update
  - From: Yann Guidon <whygee@f-cpu.org>

References:
- [f-cpu] manual update
  - From: "Nicolas Boulay" <nicolas.boulay@ifrance.com>

Prev by Date: Re: [f-cpu] calling conventions
Next by Date: Re: [f-cpu] calling conventions
Prev by thread: [f-cpu] manual update
Next by thread: Re: [f-cpu] manual update
Index(es):
- Date
- Thread