[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-bug: [ geda-Feature Requests-2459501 ] Example bus schematic page



Feature Requests item #2459501, was opened at 2008-12-22 21:22
Message generated for change (Tracker Item Submitted) made by Item Submitter
You can respond by visiting: 
https://sourceforge.net/tracker/?func=detail&atid=818429&aid=2459501&group_id=161080

Please note that this message will contain a full copy of the comment thread,
including the initial issue submission, for this request,
not just the latest update.
Category: None
Group: None
Status: Open
Priority: 5
Private: No
Submitted By: Nobody/Anonymous (nobody)
Assigned to: Nobody/Anonymous (nobody)
Summary: Example bus schematic page

Initial Comment:
From Dan Deisz (ddeisz@xxxxxxxxxxx)

Attached is an example schematic page with lots of busses on it. Exploding all these busses would result in the next level up being unreadable and not as helpful to understand. We need gschem to handle busses like this (hierarchically) and gnetlist to verilog. Hopefully, this example helps clarify what we need.

----------------------------------------------------------------------

You can respond by visiting: 
https://sourceforge.net/tracker/?func=detail&atid=818429&aid=2459501&group_id=161080


_______________________________________________
geda-bug mailing list
geda-bug@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-bug