[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: Free VHDL Analysis Tool

To: geda-user@xxxxxxxx, cf-user@xxxxxxxxxxxxx
Subject: gEDA-user: Free VHDL Analysis Tool
From: Tom Hawkins <tom@xxxxxxxxxxxxx>
Date: Wed, 13 Apr 2005 15:26:48 -0500
Delivered-to: archiver@seul.org
Delivered-to: geda-user-outgoing@seul.org
Delivered-to: geda-user@seul.org
Delivery-date: Wed, 13 Apr 2005 16:27:45 -0400
Reply-to: geda-user@xxxxxxxx
Sender: owner-geda-user@xxxxxxxx
User-agent: Mozilla Thunderbird 1.0 (X11/20041206)

I started building a VHDL analysis tool tentatively called VhdlArch.

  http://www.confluent.org/wiki/doku.php?id=vhdlarch

Currently VhdlArch only checks syntax, but soon type-checking and elaboration will be enabled.

Any bug reports are appreciated!

-Tom

Prev by Author: Re: gEDA-user: Finished drawing two sided board in PCB. Any comment?
Next by Author: gEDA-user: ECL86 tube symbols needed
Previous by thread: gEDA-user: is this correct? in pcb autorouter new lines does'nt erase polygons ?
Next by thread: gEDA-user: pcb: how to select all objects in an irregular region?
Index(es):
- Author
- Thread