It's valid verilog, but kind-of a weird device you are modeling there. Are you really trying to make a D-type flip-flop that loads on both edges of the clock input? The Icarus Verilog synth- esizer doesn't quite know what to make of it, so it leaves it as behavioral code.
-d