gEDA-user: DRC: "Element Z50 has 5 silk lines which are too thin"

[David Kuehling <dvdkhlng@xxxxxx>]

Hi,

just another strange DRC error.

This is caused by the oldlib-generated footprint "SMT_DIODE 15 8":

  Rules are minspace 5.92, minoverlap 5.91 minwidth 5.91, minsilk 7.09
  min drill 1.00, min annular ring 15.75
  Element Z50 has 5 silk lines which are too thin
  near location (1942.91,1350.39)
  Found 1 design rule error

I thought PCB would just increase too thin silk lines when exporting
gerber files.  At least it does so for fonts...

David
-- 
GnuPG public key: http://user.cs.tu-berlin.de/~dvdkhlng/dk.gpg
Fingerprint: B17A DC95 D293 657B 4205  D016 7DEF 5323 C174 7D40



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user