[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
gEDA-user: schematic driven gnucap work flow gaps
I'm testing gnucap and cam across a desire to autogenerate symbols from structural verilog module definitions.
Does anyone have a symbol generator ready to go from structural verilog to gschem symbol?
The handy symbol-generation-from-shorthand scripts djboxsym and derived jgboxsym assume pinnumber is a number. For many
simulation versions of components it is helpful to label pins p and n instead of 1 and 2 to designate polarity clearly.
Alpha pin "numbers" are used in many chip packages, so...it's a feature we would like to use...
John Griessen
--
Ecosensory Austin TX
_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user