[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

gEDA-user: how to make DRC ignore "outline" layer?



Hi, I'm making a layout with castellated vias on the edge.  so these
vias intersect the outline layer and pcb thinks they are all shorted
together when I press "o".

Any way around this?  I thought the magic was the name "outline".

Regards,
Mark
markrages@gmail
-- 
Mark Rages, Engineer
Midwest Telecine LLC
markrages@xxxxxxxxxxxxxxxxxxx


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user