On 30 Apr 2007, at 10:20:13 PM, Stephen Williams wrote:
While I would like to see such a feature, I've found that XST, the synthesis tool from Xilinx, does not support it (even though ModelSim apparently does). I suppose, then, it would be a bad idea to add to iverilog. |
_______________________________________________ geda-user mailing list geda-user@moria.seul.org http://www.seul.org/cgi-bin/mailman/listinfo/geda-user