[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
gEDA-user: Breadboard drawings with pcb? (first result)

To: geda-user@xxxxxxxxxxxxxx
Subject: gEDA-user: Breadboard drawings with pcb? (first result)
From: Josef Wolf <jw@xxxxxxxxxxxxx>
Date: Thu, 28 May 2009 21:53:17 +0200
Delivered-to: archiver@xxxxxxxx
Delivered-to: geda-user@xxxxxxxxxxxxxx
Delivery-date: Thu, 28 May 2009 16:01:10 -0400
List-archive: <http://www.seul.org/pipermail/geda-user>
List-help: <mailto:geda-user-request@moria.seul.org?subject=help>
List-id: gEDA user mailing list <geda-user.moria.seul.org>
List-post: <mailto:geda-user@moria.seul.org>
List-subscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=subscribe>
List-unsubscribe: <http://www.seul.org/cgi-bin/mailman/listinfo/geda-user>, <mailto:geda-user-request@moria.seul.org?subject=unsubscribe>
Mail-followup-to: Josef Wolf <jw@xxxxxxxxxxxxx>, geda-user@xxxxxxxxxxxxxx
Reply-to: gEDA user mailing list <geda-user@xxxxxxxxxxxxxx>
Sender: geda-user-bounces@xxxxxxxxxxxxxx
User-agent: Mutt/1.5.17 (2007-11-01)
Hello,

I have first results of my breadboard project (and some questions, too).

So, here's what I've done:

 - to represent the holes and connections on the breadboard, I used
   (locked) lines+arcs on the solder layer.

 - I have written a small perl script (included below in this mail)
   to create the pcb templates in various sizes.  It takes the number
   of rows/columns as command line parameters

 - for my first test, I used the example from the gsch2pcb tutorial.

I have attached the resulting pcb (stripped from font symbols) at the
end of this post.

There is still room for improvement, though.

Problems when placing parts:

 - The rats (BTW: where comes the name from?) immediately connect to
   the arcs, since almost whole board is populated with arcs+lines. So
   there's no visual hints how to move the parts in order to minimize
   the rat-crossings.
   -> maybe there's an option for the rats to ignore the existing
      copper?
   -> maybe the lines+arcs should go to the solder silk to avoid this
      problem.  But solder silk is shown only when the board is
      reversed.

 - Since ElementLines are in 50/100mil raster, they exactly overlap
   and obfuscate the traces.
   -> this would easily be solved by special parts

 - On a real breadboard, there's waaay more flexibility.  For example,
   resistors can easily be stretched/shrink-ed.  Or R101 could easily
   be placed quasi-parallel to R102.
   -> guess, there's no solution for that?  At least, stretching/shrinking
      would be highly desirable.  Then R102 could be placed in parallel
      to R101.

Problems with routing:

 - To give the traces a look like real wires (as opposed to the perfect
   traces), I tried to use arcs.  But they seem to come out only in
   rasters of 90 degree.  I was not able to connect points that are not
   on the diagonals or to connect to a line with 45 degrees.  Although
   the documentation says they can be rotated and shrink-ed, I could not
   find out how.

Problems with printing:

 - There seem to be no way to control the order of the layers.  Sometimes
   the routes are hidden by the grey solder layer.


---------o<--------- So here's the perl script ----------o<----------


#! /usr/bin/perl

use strict;
use warnings;

my ($rows, $cols) = (shift, shift);
$rows = 1 unless defined $rows;
$cols = 1 unless defined $cols;

my (@via, @solder, @component);

&header;

for (my $c=0; $c<($cols+1)*18; $c+=18) {
    if ($c<$cols*18) {
        my %off=(A=>5,  B=>6,  C=>7,  D=>8,  E=>9,
                 F=>12, G=>13, H=>14, I=>15, J=>16);
        foreach my $arr (0, $rows*6+3.4) {
            foreach my $l ("A".."J") {
                push @solder, &text ($c+$off{$l}-0.12, $arr, $l);
            }
        }
    }

    push @solder, &line ($c+1, 3, $c+1, $rows*6+1);
    push @solder, &line ($c+2, 3, $c+2, $rows*6+1);
    push @solder, &text ($c+0.9, 2, "+");
    push @solder, &text ($c+1.9, 2, "-");
    push @solder, &text ($c+0.9, $rows*6+1.5, "+");
    push @solder, &text ($c+1.9, $rows*6+1.5, "-");

    for (my $r=0; $r<$rows*6+3; $r++) {
        unless (($r-3)%6) {
            &vbar (0, $c+1, $r);
            &vbar (0, $c+2, $r)
        }
        if ($c<$cols*18) {
            &hbar (1, $c+5,  $r+1);
            &hbar (1, $c+12, $r+1);
            foreach my $x (4, 16.5) {
                if ($r==1 || ($r>0 && $r%5==0)) {
                    push @solder, &text ($c+$x, $r-0.3, $r);
                }
            }
        }
    }
}

&footer;

sub domul { map { 10000*$_} @_; }
sub text { sprintf ('Text[%d %d 0 100 "%s" "lock"]', &domul(@_[0..1]), $_[2]) }
sub arc  { sprintf 'Arc[%d %d 2000 2000 2000 2000 0 360 "lock"]', &domul(@_); }
sub line { sprintf 'Line[%d %d %d %d 1000 2000 "clearline,lock"]', &domul(@_); }
sub vbar { my ($hl, $x, $y) = @_; &bar ($hl, $x, $y, $x,   $y+4); }
sub hbar { my ($hl, $x, $y) = @_; &bar ($hl, $x, $y, $x+4, $y); }

sub bar {
    my ($haveline, $x1, $y1, $x2, $y2) = @_;
    if ($haveline) {
        push @solder, &line ($x1, $y1, $x2, $y2);
    }
    for (my $x=0; $x<=$x2-$x1; $x++) {
        for (my $y=0; $y<=$y2-$y1; $y++) {
            push @solder, &arc ($x1+$x, $y1+$y);
        }
    }
}

sub header {
    my $x = $cols*180000+30000;
    my $y = $rows*60000+50000;
    print <<_EOF_;
    FileVersion[20070407]

        PCB["" $x $y]

        Grid[10000.000000 0 0 1]
        Cursor[0 0 0.000000]
        PolyArea[200000000.000000]
        Thermal[0.500000]
        DRC[1000 1000 1000 1000 1500 1000]
        Flags("nameonpcb,uniquename,clearnew,snappin")
        Groups("1,c:2,s:3:4:5:6:7:8")
        Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]
_EOF_
}

sub footer {
    my $component = join ("\n", "", @component, "");
    my $solder    = join ("\n", "", @solder, "");
    print join ("\n", "", @via, "");
    print <<_EOF_;
        Layer(1 "component") ( $component )
        Layer(2 "solder")    ( $solder )
        Layer(3 "GND")       ( )
        Layer(4 "power")     ( )
        Layer(5 "signal1")   ( )
        Layer(6 "signal2")   ( )
        Layer(7 "signal3")   ( )
        Layer(8 "signal4")   ( )
        Layer(9 "silk")      ( )
        Layer(10 "silk")     ( )
_EOF_
}


------o<------------- And here's the pcb --------o<----------


# release: pcb 20080202
# date:    Wed May 27 00:40:49 2009
# user:    jw (Josef Wolf)
# host:    albatros.wolf.lan

# To read pcb files, the pcb version (or the cvs source date) must be >= the file version
FileVersion[20070407]

PCB["" 210000 110000]

Grid[5000.000000 0 0 1]
Cursor[0 0 0.000000]
PolyArea[200000000.000000]
Thermal[0.500000]
DRC[1000 1000 1000 1000 1500 1000]
Flags("nameonpcb,alldirection,uniquename,clearnew,snappin")
Groups("1,c:2,s:3:4:5:6:7:8")
Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"]

Via[19524 60162 6000 2000 0 3500 "" ""]
Via[60000 40000 6000 2000 0 3500 "" ""]
Via[90000 30000 6000 2000 0 3500 "" ""]
Via[120000 20000 6000 2000 0 3500 "" ""]
Via[160000 30000 6000 2000 0 3500 "" ""]
Via[160000 50000 6000 2000 0 3500 "" ""]
Via[140000 50000 6000 2000 0 3500 "" ""]
Via[140000 60000 6000 2000 0 3500 "" ""]
Via[130000 10000 6000 2000 0 3500 "" ""]
Via[140000 70000 6000 2000 0 3500 "" ""]
Via[80000 60000 6000 2000 0 3500 "" ""]
Via[49264 90129 6000 2000 0 3500 "" ""]
Via[60000 10000 6000 2000 0 3500 "" ""]

Element["" "R025" "R102" "10k" 10000 50000 12000 -2000 0 100 ""]
(
	Pin[0 0 6800 3000 7400 3800 "1" "1" "square,edge2"]
	Pin[40000 0 6800 3000 7400 3800 "2" "2" "edge2"]
	ElementLine [30000 0 40000 0 1000]
	ElementLine [0 0 10000 0 1000]
	ElementLine [10000 5000 10000 -5000 1000]
	ElementLine [30000 5000 10000 5000 1000]
	ElementLine [30000 -5000 30000 5000 1000]
	ElementLine [10000 -5000 30000 -5000 1000]

	)

Element["" "R025" "R201" "10k" 70000 70000 -2000 -12000 1 100 ""]
(
	Pin[0 0 6800 3000 7400 3800 "1" "1" "square"]
	Pin[0 -40000 6800 3000 7400 3800 "2" "2" ""]
	ElementLine [0 -40000 0 -30000 1000]
	ElementLine [0 -10000 0 0 1000]
	ElementLine [-5000 -10000 5000 -10000 1000]
	ElementLine [5000 -30000 5000 -10000 1000]
	ElementLine [-5000 -30000 5000 -30000 1000]
	ElementLine [-5000 -30000 -5000 -10000 1000]

	)

Element["" "CONNECTOR-2-1" "CONN201" "unknown" 160000 20000 10000 -11000 0 100 ""]
(
	Pin[0 0 6000 3000 6600 3800 "1" "1" "square"]
	Pin[0 -10000 6000 3000 6600 3800 "2" "2" ""]
	ElementLine [-5000 -5000 -5000 5000 1000]
	ElementLine [-5000 -5000 5000 -5000 1000]
	ElementLine [-5000 5000 5000 5000 1000]
	ElementLine [-5000 -15000 -5000 5000 1000]
	ElementLine [-5000 -15000 5000 -15000 1000]
	ElementLine [5000 -15000 5000 5000 1000]

	)

Element["" "R025" "R101" "10k" 60000 90000 -2000 -12000 1 100 ""]
(
	Pin[0 0 6800 3000 7400 3800 "1" "1" "square"]
	Pin[0 -40000 6800 3000 7400 3800 "2" "2" ""]
	ElementLine [0 -40000 0 -30000 1000]
	ElementLine [0 -10000 0 0 1000]
	ElementLine [-5000 -10000 5000 -10000 1000]
	ElementLine [5000 -30000 5000 -10000 1000]
	ElementLine [-5000 -30000 5000 -30000 1000]
	ElementLine [-5000 -30000 -5000 -10000 1000]

	)

Element["" "R025" "R103" "10k" 80000 50000 -2000 -12000 1 100 ""]
(
	Pin[0 0 6800 3000 7400 3800 "1" "1" "square"]
	Pin[0 -40000 6800 3000 7400 3800 "2" "2" ""]
	ElementLine [0 -40000 0 -30000 1000]
	ElementLine [0 -10000 0 0 1000]
	ElementLine [-5000 -10000 5000 -10000 1000]
	ElementLine [5000 -30000 5000 -10000 1000]
	ElementLine [-5000 -30000 5000 -30000 1000]
	ElementLine [-5000 -30000 -5000 -10000 1000]

	)

Element["" "TO92" "Q201" "2N3904" 140000 20000 6000 17000 0 100 ""]
(
	Pin[0 0 7200 3000 7800 4200 "1" "1" "square"]
	Pin[0 10000 7200 3000 7800 4200 "2" "2" ""]
	Pin[0 20000 7200 3000 7800 4200 "3" "3" ""]
	ElementLine [7000 3000 7000 17000 1000]
	ElementArc [0 10000 10000 10000 225 270 1000]

	)

Element["" "DIL-8-300" "U101" "TL072" 90000 40000 10000 23000 0 100 ""]
(
	Pin[0 0 6000 3000 6600 2800 "1" "1" "square"]
	Pin[0 10000 6000 3000 6600 2800 "2" "2" ""]
	Pin[0 20000 6000 3000 6600 2800 "3" "3" ""]
	Pin[0 30000 6000 3000 6600 2800 "4" "4" ""]
	Pin[30000 30000 6000 3000 6600 2800 "5" "5" ""]
	Pin[30000 20000 6000 3000 6600 2800 "6" "6" ""]
	Pin[30000 10000 6000 3000 6600 2800 "7" "7" ""]
	Pin[30000 0 6000 3000 6600 2800 "8" "8" ""]
	ElementLine [20000 -5000 35000 -5000 1000]
	ElementLine [-5000 -5000 10000 -5000 1000]
	ElementLine [35000 35000 35000 -5000 1000]
	ElementLine [-5000 35000 35000 35000 1000]
	ElementLine [-5000 -5000 -5000 35000 1000]
	ElementArc [15000 -5000 5000 5000 0 180 1000]

	)
Layer(1 "component")
(
	Line[50000 50000 90000 50000 1000 2000 "clearline"]
	Line[35000 54999 35000 90000 2500 2000 "clearline"]
	Line[120000 60000 140000 60000 1000 2000 "clearline"]
	Line[140000 60000 140000 50000 2500 2000 "clearline"]
	Line[130000 50000 120000 50000 1000 2000 "clearline"]
	Line[120000 50000 160000 50000 1000 2000 "clearline"]
	Line[160000 50000 160000 30000 2500 2000 "clearline"]
	Line[160000 30000 140000 30000 1000 2000 "clearline"]
	Line[70000 70000 90000 70000 1000 2000 "clearline"]
	Line[90000 30000 70000 30000 1000 2000 "clearline"]
	Line[120000 70000 140000 70000 1000 2000 "clearline"]
	Line[160000 10000 130000 10000 1000 2000 "clearline"]
	Line[120000 20000 160000 20000 1000 2000 "clearline"]
	Line[90000 30000 120000 20000 2500 2000 "clearline"]
	Line[90000 60000 80000 60000 1000 2000 "clearline"]
	Line[44999 100000 105000 105000 2500 2000 "clearline"]
	Line[50000 90000 60000 90000 1000 2000 "clearline"]
	Line[120000 40000 140000 40000 1000 2000 "clearline"]
	Line[60000 10000 80000 10000 1000 2000 "clearline"]
	Line[60000 40000 60000 10000 2500 2000 "clearline"]
	Line[90000 40000 50000 40000 1000 2000 "clearline"]
	Arc[104887 70000 35113 35113 2500 2000 180 -90 "clearline"]
	Arc[49999 54999 14999 14999 2500 2000 -90 90 "clearline"]
	Arc[45000 90000 10000 10000 2500 2000 0 90 "clearline"]
)
Layer(2 "solder")
(
	Line[10000 30000 10000 70000 1000 2000 "clearline,lock"]
	Line[20000 30000 20000 70000 1000 2000 "clearline,lock"]
	Line[50000 10000 90000 10000 1000 2000 "clearline,lock"]
	Line[120000 10000 160000 10000 1000 2000 "clearline,lock"]
	Line[50000 20000 90000 20000 1000 2000 "clearline,lock"]
	Line[120000 20000 160000 20000 1000 2000 "clearline,lock"]
	Line[50000 30000 90000 30000 1000 2000 "clearline,lock"]
	Line[120000 30000 160000 30000 1000 2000 "clearline,lock"]
	Line[50000 40000 90000 40000 1000 2000 "clearline,lock"]
	Line[120000 40000 160000 40000 1000 2000 "clearline,lock"]
	Line[50000 50000 90000 50000 1000 2000 "clearline,lock"]
	Line[120000 50000 160000 50000 1000 2000 "clearline,lock"]
	Line[50000 60000 90000 60000 1000 2000 "clearline,lock"]
	Line[120000 60000 160000 60000 1000 2000 "clearline,lock"]
	Line[50000 70000 90000 70000 1000 2000 "clearline,lock"]
	Line[120000 70000 160000 70000 1000 2000 "clearline,lock"]
	Line[50000 80000 90000 80000 1000 2000 "clearline,lock"]
	Line[120000 80000 160000 80000 1000 2000 "clearline,lock"]
	Line[50000 90000 90000 90000 1000 2000 "clearline,lock"]
	Line[120000 90000 160000 90000 1000 2000 "clearline,lock"]
	Line[190000 30000 190000 70000 1000 2000 "clearline,lock"]
	Line[200000 30000 200000 70000 1000 2000 "clearline,lock"]
	Arc[50000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 10000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 20000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[10000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[10000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[10000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[10000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[10000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[20000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[20000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[20000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[20000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[20000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 80000 2000 2000 2000 2000 0 360 "lock"]
	Arc[50000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[60000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[70000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[80000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[90000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[120000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[130000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[140000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[150000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[160000 90000 2000 2000 2000 2000 0 360 "lock"]
	Arc[190000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[190000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[190000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[190000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[190000 70000 2000 2000 2000 2000 0 360 "lock"]
	Arc[200000 30000 2000 2000 2000 2000 0 360 "lock"]
	Arc[200000 40000 2000 2000 2000 2000 0 360 "lock"]
	Arc[200000 50000 2000 2000 2000 2000 0 360 "lock"]
	Arc[200000 60000 2000 2000 2000 2000 0 360 "lock"]
	Arc[200000 70000 2000 2000 2000 2000 0 360 "lock"]
	Text[10000 20000 0 100 "+" "lock"]
	Text[20000 20000 0 100 "-" "lock"]
	Text[10000 80000 0 100 "+" "lock"]
	Text[20000 80000 0 100 "-" "lock"]
	Text[40000 7000 0 100 "1" "lock"]
	Text[165000 7000 0 100 "1" "lock"]
	Text[40000 47000 0 100 "5" "lock"]
	Text[165000 47000 0 100 "5" "lock"]
	Text[190000 20000 0 100 "+" "lock"]
	Text[200000 20000 0 100 "-" "lock"]
	Text[190000 80000 0 100 "+" "lock"]
	Text[200000 80000 0 100 "-" "lock"]
	Text[200000 80000 0 100 "-" "lock"]
	Text[190000 80000 0 100 "+" "lock"]
	Text[200000 20000 0 100 "-" "lock"]
	Text[190000 20000 0 100 "+" "lock"]
	Text[165000 47000 0 100 "5" "lock"]
	Text[40000 47000 0 100 "5" "lock"]
	Text[165000 7000 0 100 "1" "lock"]
	Text[40000 7000 0 100 "1" "lock"]
	Text[20000 80000 0 100 "-" "lock"]
	Text[10000 80000 0 100 "+" "lock"]
	Text[20000 20000 0 100 "-" "lock"]
	Text[10000 20000 0 100 "+" "lock"]
	Text[158800 94000 0 100 "J" "lock"]
	Text[148800 94000 0 100 "I" "lock"]
	Text[138800 94000 0 100 "H" "lock"]
	Text[128800 94000 0 100 "G" "lock"]
	Text[118800 94000 0 100 "F" "lock"]
	Text[88800 94000 0 100 "E" "lock"]
	Text[78800 94000 0 100 "D" "lock"]
	Text[68800 94000 0 100 "C" "lock"]
	Text[58800 94000 0 100 "B" "lock"]
	Text[48800 94000 0 100 "A" "lock"]
	Text[158800 0 0 100 "J" "lock"]
	Text[148800 0 0 100 "I" "lock"]
	Text[138800 0 0 100 "H" "lock"]
	Text[128800 0 0 100 "G" "lock"]
	Text[118800 0 0 100 "F" "lock"]
	Text[88800 0 0 100 "E" "lock"]
	Text[78800 0 0 100 "D" "lock"]
	Text[68800 0 0 100 "C" "lock"]
	Text[58800 0 0 100 "B" "lock"]
	Text[48800 0 0 100 "A" "lock"]
)
Layer(3 "GND")
(
)
Layer(4 "power")
(
	Line[85000 55000 80000 60000 2500 2000 "clearline"]
	Line[120000 30000 95000 55000 2500 2000 "clearline"]
	Line[120000 30000 125000 25000 2500 2000 "clearline"]
	Line[125000 25000 130000 10000 2500 2000 "clearline"]
	Line[85000 55000 95000 55000 2500 2000 "clearline"]
	Arc[19297 90129 29967 29967 2500 2000 180 90 "clearline"]
)
Layer(5 "signal1")
(
)
Layer(6 "signal2")
(
)
Layer(7 "signal3")
(
)
Layer(8 "signal4")
(
)
Layer(9 "silk")
(
)
Layer(10 "silk")
(
)
NetList()
(
	Net("GND" "(unknown)")
	(
		Connect("CONN201-2")
		Connect("U101-3")
	)
	Net("unnamed_net1" "(unknown)")
	(
		Connect("R101-2")
		Connect("R102-2")
		Connect("R103-1")
		Connect("U101-2")
	)
	Net("unnamed_net2" "(unknown)")
	(
		Connect("R103-2")
		Connect("U101-1")
		Connect("U101-5")
	)
	Net("unnamed_net3" "(unknown)")
	(
		Connect("CONN201-1")
		Connect("Q201-1")
		Connect("R201-2")
	)
	Net("Vcc" "(unknown)")
	(
		Connect("Q201-3")
		Connect("U101-8")
	)
	Net("Vee" "(unknown)")
	(
		Connect("R201-1")
		Connect("U101-4")
	)
	Net("vmixer" "(unknown)")
	(
		Connect("Q201-2")
		Connect("U101-6")
		Connect("U101-7")
	)
)


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
Follow-Ups:
- Re: gEDA-user: Breadboard drawings with pcb? (first result)
  - From: DJ Delorie
Prev by Author: Re: gEDA-user: Breadboard drawings with pcb?
Next by Author: gEDA-user: geda-devel archive
Previous by thread: gEDA-user: Outsourced layout - paramita ltd
Next by thread: Re: gEDA-user: Breadboard drawings with pcb? (first result)
Index(es):
- Author
- Thread