It seems to me that continuous assignment in "wire" statement
        wire try1 = (state_en == 5'd8);
is tended to be compiled into BUF, INV and AND gates while procedural 
assignment
    out<=(in==5'b00101);
or "if" statement in procedure 
    if (state_en == 5'b11111) begin
are tended to be compiled into LPM_COMPARE and LPM_CONSTANT devices. But 
unfortunately most LPM_COMPARE devices have  not been implemented yet.
Ming Deng
Stephen Williams wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
> Ming Deng wrote:
> | I ran the sample file on Icarus Verilog 0.7, got the same result.
> |
> | After taking a briefly look into the code,  I found there were no any
> | comparators implemented for fpga-lpm. See the following snippet from
> | tgt-fpga/d-lpm.c
>
> The -tfpga -parch=virtex supports more stuff then the default
> LPM family. It's simply a matter of filling in the table that
> you discovered in the d-lpm.c source file.
>
> - --
> Steve Williams                "The woods are lovely, dark and deep.
> steve at icarus.com           But I have promises to keep,
> http://www.icarus.com         and lines to code before I sleep,
> http://www.picturel.com       And lines to code before I sleep."
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v1.0.7 (GNU/Linux)
> Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org
>
> iD8DBQFBaqwgrPt1Sc2b3ikRAq9MAJ49FKkTlOMUtqBzLkbVwTWjavBsHQCeJyR2
> RuqyZMDZGAwyUe7on6KlAr8=
> =zBrG
> -----END PGP SIGNATURE-----