[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]
[f-cpu] "A structured VHDL design method"
- To: f-cpu@seul.org
- Subject: [f-cpu] "A structured VHDL design method"
- From: nico@seul.org
- Date: Mon, 23 Feb 2004 17:08:16 +0100 (CET)
- Delivered-to: archiver@seul.org
- Delivered-to: f-cpu-outgoing@seul.org
- Delivered-to: f-cpu@seul.org
- Delivery-date: Mon, 23 Feb 2004 11:08:31 -0500
- Importance: Normal
- Reply-to: f-cpu@seul.org
- Sender: owner-f-cpu@seul.org
- User-agent: SquirrelMail/1.4.2
http://www.gaisler.com/doc/vhdl2proc.pdf
I spend a long time schearching a more high level methodology to design
hardware in vhdl. This document are written by Jiri Gaisler who wrote the
LEON (which is a free cpu that work :).
The main practice is to use records and 2 processes by entites (one
combinational and one synchronous). The goal is maintenability. A must
read !
nicO
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/