[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] New snapshot for EU_INC and EU_CMP

On Tue, Jul 30, 2002 at 05:44:33PM -0600, Ben Franchuk wrote:
> Michael Riepe wrote:
> > Therefore we only use elements that are supposed to be available
> > everywhere: and/or gates with 2...4 inputs, 2-input xor gates, inverters
> > and muxes. With the famous `6 Gate Rule', any of them count as 1 gate.
> > Bigger elements (like an 8-input and gate) count as 2 or more gates.
> > 
> > After the first synthesis experiences, I later added another rule:
> > 2-input xors count as 2 gates, and the sum of gate delays must not
> > exceed 10. I call this the `6G/10T' rule.
> What about inverted inputs? Do they count as a gate and what about
> flip/flop set up and delay times and what memory elements can
> one count on.

I count inverters as gates.

Since it's a `rule of thumb' that applies only to the combinatorial
parts of the F-CPU, flipflops are not covered.

Memory elements haven't been interesting for me because I currently
deal only with the execution units, not with caches or the register

 Michael "Tired" Riepe <Michael.Riepe@stud.uni-hannover.de>
 "All I wanna do is have a little fun before I die"
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/