[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [f-cpu] Re: Floating-Point



On Tue, Aug 21, 2001 at 12:09:37AM -0400, nicO wrote:
[...]
> > The manual says:
> > 
> >         00      32-bit
> >         01      64-bit
> >         1x      unassigned
> 
> Yep, but you speak about an 16 bit shunk size.

I was convinced to drop that :)

> > > 2 data out,
> > 
> > Or more.
> >
> 
> MORE ? I beleive that the fc0 is 3r2w (which give the number of register
> bank port). So ?

Look at the ASU -- it has four outputs.  The IMU has even more (2 for
each chunk size).

> > > SIMD flag,
> > 
> > Make that `chunk size'; I use std_ulogic_vector(2 downto 0) for it.
> >
> 
> The same of the instruction ?

No, {en,de}coded:

	210   chunks
	============
	000    8-bit
	001   16-bit
	011   32-bit
	111   64-bit

[...]
> > Something is missing: the lines that select the instruction to execute
> > (if the unit can handle more than one instruction).
> >
> 
> Could have many enable flag, corresponding to each differents
> instructions ?

I think we can add that easily.

-- 
 Michael "Tired" Riepe <Michael.Riepe@stud.uni-hannover.de>
 "All I wanna do is have a little fun before I die"
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/