[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[f-cpu] about the scheduler...
- To: fm <f-cpu@seul.org>
- Subject: [f-cpu] about the scheduler...
- From: Yann Guidon <whygee@f-cpu.org>
- Date: Fri, 02 Aug 2002 04:38:26 +0200
- Delivered-To: archiver@seul.org
- Delivered-To: f-cpu-outgoing@seul.org
- Delivered-To: f-cpu@seul.org
- Delivery-Date: Thu, 01 Aug 2002 22:29:03 -0400
- Organization: http://www.f-cpu.org
- Reply-To: f-cpu@seul.org
- Sender: owner-f-cpu@seul.org
hi !
Jaap made a drawing :
http://f-cpu.seul.org/~f-cpu/new/scheduler.png
This does not take into account the problem of the 3r1W
cases (or 2R2W, depends), where the 4rth register number
is this of the 3rd field with the LSB inverted.
There must be a comparison with this negated bit,
but fortunately it is easier to write it in VHDL
than explain it by email :-)
Otherwise, the drawing looks more complex than it is,
it's just some FF, MUX and comparators that are copy/pasted
and the basic principle is there.
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
*************************************************************
To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu in the body. http://f-cpu.seul.org/