[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Rep:Re: Re: [f-cpu] No latches, please !
hi,
nicO wrote:
>
> Some example :
> http://www.cse.psu.edu/~cg577/hw1s98.html
i have looked and i was surprised by the first drawing
(first attachment) : there is no feedback loop that memorizes
the data :-/ is it precharged logic ? :-(
The last one (IBM Power) looks more classical
but i am surprised by the input buffer(s) at
the source/drain and not the gate of the transistors.
And in the last attachment, i have drawn a transparent
latch with two inputs with the nice side effect that
there is no oscillation if both write signals
are set at the same time :-D
WHYGEE
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~