[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[f-cpu] 2R2W SHL


IIRC michael is designing the SHL unit. I have a little
suggestion : what about an instruction that does a 2R2W shift ?
that is : one register gets the "normal" output of the shift,
and the 2nd register gets the "shifted out" bits.
the ROR/ROL instructions would be a OR of the two results.

This is useful when a lot of bitblt is done, for graphics and
bit string insertion/extraction... And there is no need to
specify the shift direction because it is swapped when the destination
registers are swapped :-)

any comment ?

To unsubscribe, send an e-mail to majordomo@seul.org with
unsubscribe f-cpu       in the body. http://f-cpu.seul.org/