[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Polygon clearance for pairs in PCB



On Sat, Apr 08, 2006 at 10:35:28AM -0400, DJ Delorie wrote:
> 
> You want the "solid thermals" option we've been talking about.

But the option would have to take the shape of the polygon into account.
Currently the thermals don't take this into account and sometimes the
fingers collide with something in a way it violates the DRC and DRC
doesn't show that.

CL<