[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: DRC-GUI



On Fri, 2009-04-03 at 17:38 -0400, Mark wrote:
> On Thu April 2 2009 11:11:01 pm Peter Clifton wrote:
> > On Thu, 2009-04-02 at 20:23 -0400, Mark wrote:
> > > I checked out the latest from git and ran the Design Rule Checker many
> > > times. It keeps crashing PCB.  It did work once right after I turned off
> > > Thin Draw Poly but has crashed every time since.  After running it
> > > through gdb it looks like it is sending PolygonHoles() a null for the
> > > "range" value.
> > >
> > > I've attached the debug.  Let me know if you want the layout.
> >
> > Hmm, GL version, or non-GL version?
> 
> GL version.  I pulled it twice last night because I saw the time stamp on your 
> post was later than my first git-clone.
> 
> > If you have a minimal layout to reproduce, that would be excellent, as
> 
> A minimal layout would be nonsensical as it crashes even when it is just a 
> single line.
> 
> > I've not seen any crash like that myself. I've been testing on boards
> > with polygons (including holes), but never saw it crash).
> 
> It sounds like it might just be on my system, then.  
> 
> > I had better try to get to the bottom of this ASAP,
> 
> Would having a login account on my system help you?
> 
> > I just pushed the code into the master repository!.
> 
> The GL code too?

No, just GDK drawing in the master repository. The necessary changes to
make it work with GL are now rolled into the GL swithover patch.

If you're getting crashes on a single line, I suspect the problem may be
related to some GL setup / teardown which isn't working right to setup
the off-screen drawing areas. With this in mind, I'll give it a try on
my other machine next week (with NVidia graphics).

I'm not sure an account would help, since I'd imagine it would need to
be accessing the graphics card as usual. Remote login would change the
test. Thanks for the offer though.. I'll let you know if it looks like
it would be useful at any point.

-- 
Peter Clifton

Electrical Engineering Division,
Engineering Department,
University of Cambridge,
9, JJ Thomson Avenue,
Cambridge
CB3 0FA

Tel: +44 (0)7729 980173 - (No signal in the lab!)



_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user