[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: bidirectional delay in verilog?



> If you want to model the full behavior of the FPGA logic programmed in,

Behavioral is fine, I just don't know the syntax for doing a
bidirectional delay.


_______________________________________________
geda-user mailing list
geda-user@xxxxxxxxxxxxxx
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user