[Author Prev][Author Next][Thread Prev][Thread Next][Author Index][Thread Index]

Re: gEDA-user: Life and death for gEDA: portability...

To: geda-user@seul.org
Subject: Re: gEDA-user: Life and death for gEDA: portability...
From: John Doty <jpd@space.mit.edu>
Date: Tue, 30 Dec 2003 22:19:04 -0500 (EST)
Delivered-to: archiver@seul.org
Delivered-to: geda-user-outgoing@seul.org
Delivered-to: geda-user@seul.org
Delivery-date: Tue, 30 Dec 2003 22:19:29 -0500
In-reply-to: <3FF0AD80.6090808@viasic.com>
Reply-to: geda-user@seul.org
Sender: owner-geda-user@seul.org

> If gnetlist can handle very large flat schematics without slowing down 
> painfully, I'll go ahead and write the dummy flat .sch files.  Does 
> anyone know?

I have a 700 net flat schematic I'm working on. Gnetlist takes about 4.5
minutes to generate a netlist on an 800 MHz PowerBook G4.


John Doty		"You can't confuse me, that's my job."
Home: jpd@w-d.org
Work: jpd@space.mit.edu

Follow-Ups:
- Re: gEDA-user: Life and death for gEDA: portability...
  - From: Dan McMahill <dan@mcmahill.net>
- gEDA-user: gnetlist speed
  - From: Dan McMahill <dan@mcmahill.net>

References:
- Re: gEDA-user: Life and death for gEDA: portability...
  - From: Bill Cox <bill@viasic.com>

Prev by Author: Re: gEDA-user: Symbol creation
Next by Author: Re: gEDA-user: gnetlist speed
Previous by thread: Re: gEDA-user: Life and death for gEDA: portability...
Next by thread: Re: gEDA-user: Life and death for gEDA: portability...
Index(es):
- Author
- Thread